Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration: Figs. 1a, 1b and 5


Sub-20 nm multilayer nanopillar patterning for hybrid SET/CMOS integration: Figs. 1a, 1b and 5

Engelmann, H.-J.
Project Leader: von Borany, Johannes

Energy-filtered transmission electron microscopy (EFTEM) images of stacked Si/SiO2/Si nanopillars

Related publications

Downloads

Permalink: https://www.hzdr.de/publications/Publ-32276
Publ.-Id: 32276